






# Digital Logic Design



```
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
        Not (in=a, out=nota);
        Not (in=b, out=notb);
        And(a=nota, b=b, out=w1);
        And(a=a, b=notb, out=w2);
        Or(a=w1, b=w2, out=out);
}
```



## Lecture # 09-10

### HDL for Arithmetic Circuits

```
#include<stdio.h>
#include<stdlib.h>
int main(){
    printf("Learning is fun with Arif\n");
    exit(0);
}
```

```
global main
SECTION .data
msg: db "Learning is fun with Arif", 0Ah, 0h
len_msg: equ $ - msg
SECTION .text
main:
    mov rax,1
    mov rdi,1
    mov rsi,msg
    mov rdx,len_msg
    syscall
    mov rax,60
    mov rdi,0
    syscall
```

```
0: b8 01 00 00 00
5: bf 01 00 00 00
a: 48 be 00 00 00 00 00
11: 00 00 00
14: ba 1b 00 00 00
19: 0f 05
1b: b8 3c 00 00 00
20: bf 00 00 00 00
25: 0f 05
```



Slides of first half of the course are adapted from:

<https://www.nand2tetris.org>

Download s/w tools required for first half of the course from the following link:

<https://drive.google.com/file/d/0B9c0BdDJz6XpZUh3X2dPR1o0MUE/view>

Instructor: Muhammad Arif Butt, Ph.D.

# Today's Agenda


---

- Designing Combinational Circuits
- Writing HDL for Combinational Arithmetic Circuits like
  - Half Adder
  - Full Adder
  - Full Subtractor
  - 16 bit Binary Adder (Add16 chip)
  - 16 bit Incrementor (Inc16 chip)
  - BCD Adder
  - Half Subtractor
  - Full Subtractor
  - Binary Subtractor
  - Binary Adder/Subtractor
- Demo of above chips on H/W Simulator



# Combinational Circuits

- Output is function of input only  
i.e. no feedback



When **input** changes, **output** may change (after a delay)




# Designing Combinational Circuits

---

Design a majority circuit, which is a combinational circuit whose output is equal to 1 if the input variables have more 1's than 0's. The output is 0 otherwise

# Designing Combinational Circuits


Design a circuit that converts each of its BCD inputs to corresponding Excess-3 Code




# Designing Combinational Circuits

- BCD-to-Excess 3 Converter


<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>w</i>	<i>x</i>	<i>y</i>	<i>z</i>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X




$$w = A + BC + BD$$



$$x = B'C + B'D + BC'D'$$



$$y = C'D' + CD$$




$$z = D'$$

# Designing Combinational Circuits

- BCD-to-Excess 3 Converter

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>w</i>	<i>x</i>	<i>y</i>	<i>z</i>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x



$$w = A + B(C+D)$$

$$y = (C+D)' + CD$$

$$x = B'(C+D) + B(C+D)'$$

$$z = D'$$



# Designing Combinational Circuits

---

A circuit that converts each of its 3-bit binary number to its corresponding 2's complement



# Arithmetic Logic Unit

- To design a proper Arithmetic Logic Unit, we first need to design some combinational chips that can perform some basic arithmetic operations. Later we can integrate those chips to build the complete ALU
- Let us now design and code some chips that perform some basic arithmetic operations using the already created chips so far

- HalfAdder
- FullAdder
- Add16
- Inc16
- ALU

A family of combinational chips,  
from simple adders to an  
Arithmetic Logic Unit.

# Boolean Arithmetic

- Addition

implement

- Subtraction

get for free

- Comparison ( $<$ ,  $>$ ,  $=$ )

get for free

- Multiplication

postpone to  
software



- Division

postpone to  
software

- Half adder: adds two bits
- Full adder: adds three bits
- Binary Adder: adds two integers
- Incrementer: adds one to an integer

# Half Adder


- A half adder is a combinational circuit that accepts two input bits and generates two outputs (a sum bit and a carry bit)



a	b	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{sum}(a, b) = a'b + ab' = a \oplus b$$


$$\text{carry}(a, b) = ab$$



# Half Adder Implementation

## HalfAdder.hdl

```
/**  
 * Computes the sum of two bits.  
 */  
  
CHIP HalfAdder {  
    IN a, b;      // 1-bit inputs  
    OUT sum,     // Right bit of a + b  
    carry; // Left bit of a + b  
  
    PARTS:  
        Xor(a=a, b=b, out=sum);  
        And(a=a, b=b, out=carry);  
}
```





# Half Adder Demo

---




# Full Adder

- A half adder can add only two bits, it cannot accommodate the carry from the previous two bits addition. A full adder is a combinational circuit that performs the arithmetic sum of three input bits (augend, addend and carry-in) and generates two outputs a sum and a carry-out





$$\begin{aligned} \text{sum}(a, b, c) &= a'b'c + a'bc' + ab'c' + abc \\ &= a \oplus b \oplus c \end{aligned}$$

$$\text{carry}(a, b, c) = ab + bc + ac$$




a	b	c	sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Full Adder Implementation



# Full Adder Implementation (cont...)



## FullAdder.hdl

```
// Computes the sum of three bits
CHIP FullAdder {
    IN a, b, c; // 1-bit inputs
    OUT sum, carry;
    PARTS:
        HalfAdder(a=a, b=b, sum=sum1, carry=carry1);
        HalfAdder(a=sum1, b=c, sum=sum, carry=carry2);
        Or(a=carry1, b=carry2, out=carry);
}
```



# Full Adder Demo




# Binary Adder


- A digital circuit that produces the sum of two n bit binary numbers is called a n-bit binary adder. It can be designed with full adders connected in cascade. A 4-bit binary adder is shown below:

$$\begin{array}{r} 0 \quad 0 \quad 1 \quad 0 \quad 1 \\ 1 \quad 0 \quad 0 \quad 1 \quad 0 \\ + \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \\ \hline 1 \quad 1 \quad 1 \quad 0 \quad 1 \end{array}$$

The diagram illustrates a 4-bit binary adder. The addends are 0010, 1001, and 0101, resulting in a sum of 1110. The carry bits are 0, 1, 1, 0. The adder is composed of three Full Adders (FA) for bits 3, 2, and 1, and one Half Adder (HA) for bit 0. The carry from the FA at bit 1 is used as the sum for the HA at bit 0.



# Binary Adder Implementation



## Add16.hdl

```
CHIP Add16 {  
    IN a[16], b[16];  
    OUT out[16];  
  
    PARTS:  
        HalfAdder(a=a[0], b=b[0], sum=out[0], carry=carry0);  
        FullAdder(a=a[1], b=b[1], c=carry0, sum=out[1], carry=carry1);  
        FullAdder(a=a[2], b=b[2], c=carry1, sum=out[2], carry=carry2);  
        FullAdder(a=a[3], b=b[3], c=carry2, sum=out[3], carry=carry3);  
        .....  
        FullAdder(a=a[14], b=b[14], c=carry13, sum=out[14], carry=carry14);  
        FullAdder(a=a[15], b=b[15], c=carry14, sum=out[15], carry=carry15);  
}
```




# Binary Adder Demo



# 16 Bit Incrementer Implementation


- A digital circuit that inputs a 16 bit integer and adds 1 to it, ignores the carryout from the MSb (if any)
- The single-bit 0 and 1 values are represented in HDL as false and true





## Inc16.hdl

```
/*
 * 16-bit incrementer:
 * out = in + 1 (arithmetic addition)
 */
CHIP Inc16 {
    IN in[16];
    OUT out[16];
    PARTS:
        Add16(a=in, b[0]=true, out=out);
}
```

# BCD Adder Circuit



# Half Subtractor Circuit





Inputs		Outputs	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Difference} = A \oplus B$$

$$\text{Borrow} = A' B$$

# Full Subtractor Circuit




A	B	$B_{in}$	D	$B_{out}$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = A \oplus B \oplus B_{in}$$

$$B_{out} = A' B_{in} + A' B + B B_{in}$$

# 4-Bits Binary Subtractor Circuit




# Binary Adder/Subtractor Circuit

- $M$ : Control Signal (Mode)


–  $M=0 \rightarrow F = x + y$

–  $M=1 \rightarrow F = x - y$




# Integer Over Flow Circuit

- Addition of Unsigned Numbers




- Addition of Signed Numbers (2's Complement)



# Things To Do

- Perform interactive and script based testing of the chips designed in today's session on the h/w simulator. You can download the .hdl, .tst and .cmp files of above chips from the course bitbucket repository:

[https://github.com/arifpucit/COAL\\_VLecs](https://github.com/arifpucit/COAL_VLecs)



- Interested students should try to design half subtractor, full subtractor and adder-subtractor chips. Also design a 16-bit binary subtractor chip that can subtract one 16 bit number from another 16 bit number

**Coming to office hours does NOT mean you are academically week!**